

subject: **How to make an ideal HBT and sell it too ?**
Work Project No. 311105-5806
File Case 38788-1

date: **October 9, 1993**

from: **Serge Luryi**
MH 11158
2D-230 x6614

11158-931022-52

TECHNICAL MEMORANDUM

1. Introduction

It has been long recognized [1-3] that a significant improvement in the high-frequency performance of heterojunction bipolar transistors (HBT) can be expected from a technology that would offer a practical way of implementing a collector-up (C-up) structure. The advantage of an inverted structure results mainly from a reduction in the parasitic base-collector capacitance, associated with the extrinsic base region, Fig. 1. In a conventional emitter-up HBT, Fig. 1a, this parasitic capacitance is hard to avoid (although attempts have been made [4] to bury implanted isolation layers underneath the base contact). The key to a successful implementation of C-up HBT's is to reduce the parasitic injection of minority carriers in the extrinsic base region, Fig. 1b. One way of doing this, proposed by Kroemer [1], is to form a *PN* junction in the wide-gap emitter layer, that would have a higher built-in potential barrier than the injecting *N_p* junction under the collector. Another approach was first demonstrated by Adachi and Ishibashi [5], who adapted the O^+ implantation technique [4] to form a buried isolation layer. Subsequently, implanted O^+ layers blocking the parasitic injection in the extrinsic base-emitter junction have been used in the fabrication of C-up microwave HBT's both in GaAs/AlGaAs [6] and InP-based technologies [7,8].




Fig. 1. Schematic cross-section of a heterostructure bipolar transistor. Dotted pattern indicates the conducting (undepleted) layers. In the conventional emitter-up structure (*left*) the extrinsic part of the base-collector junction under the base contact has a large parasitic capacitance. Implementation of a collector-up structure (*right*) requires suppressing the minority-carrier injection outside the collector area (indicated by the short arrows).

In this work I discuss a different approach to the implementation of HBT's with reduced parasitics. This approach is based on a new device fabrication principle which I would like to refer to as the *active packaging*. The meaning of this term is that certain essential fabrication steps (lithography, etching, metallization, etc.) are performed *after* the partially processed device or circuit is packaged onto a host platform. In many instances, active packaging (AP) permits the implementation of structures that cannot be realistically implemented in another way, such as those requiring lithography on *opposite* sides of a thin semiconductor film.

An essential ingredient of active packaging is an anisotropically conducting film with electrical properties, schematically illustrated in Fig. 2. The film must provide a short between overlapping contacts and an open circuit otherwise. The minimum required overlap area and distance between non-overlapping electrodes should not be too large, preferably less than 100 μm . Such vertically conducting and laterally insulating films may be called "consulators" (or "insuductors"). As will be discussed in Sect. 3, such films can be prepared in a variety of ways, some of which are readily available, others can be expected to result from further research. A consulator film with suitable thermomechanical properties enables a flip-chip bonding of a partially processed (on side 1) compound semiconductor chip to a carrier wafer. Subsequently, the exposed substrate surface (side 2) of the chip is etched back to an etch-stop layer within a few microns from side 1. The uncovered flat surface is then suitable for a side 2 lithography defining fine-line features aligned to those on side 1. The bond and etchback process has a conceptual similarity with recent techniques developed for Si on insulator (SOI) applications [9]; however, as far as I know, the alignment of features defined by opposite-side lithographies has not been contemplated in the SOI development – in part because no currently available epitaxial layer in Si has the required extreme etch selectivity against silicon.




Fig. 2. Anisotropically conducting "consulator" film required for active packaging. The film shorts overlapping electrodes, $R(11') \approx R(22') \leq 10\Omega$, while nonoverlapping electrodes form an open circuit, $R(12) \approx R(12') \geq 10^8\Omega$.

In the next Section, I shall describe an AP process resulting in the formation of a HBT structure, schematically shown in Fig. 3. Since both the emitter and the collector stripes are defined by independent lithographic steps and aligned to each other, it is rather immaterial which one is up; moreover, if the definition of upward direction is outward from the surface on which the lithography is performed, then both the emitter and the collector are "up".




Fig. 3. Idealized cross-section of a heterostructure bipolar transistor to be fabricated by active packaging. Dotted pattern indicates the conducting (undepleted) layers, shaded pattern the contact metal. The emitter and the collector stripes are aligned to each other.

Generality of the active packaging concept transcends bipolar transistor applications. One of its most important goals is the combination of dissimilar materials (notably, III-V compound semiconductors) with silicon integrated circuitry (IC) on a single Si substrate [10]. This goal, now widely recognized as an important research direction in microelectronics, is shared by other emerging technologies, such as those based on *heteroepitaxial* and *thin-film transfer* techniques (see [11] for a recent review). At this time, the potentially very promising field of III-V heteroepitaxy on Si is still focusing on the materials quality issues. Thin-film transfer technologies have attracted considerable attention after Yablonovitch et al. [12] demonstrated a viable epitaxial lift-off (ELO) technique for peeling off and transplanting large-area high-quality thin films of GaAs. The film separation is based on a high selectivity (10^8 in a hydrofluoric acid solution) of etching AlAs compared to GaAs. Current issues of concern in ELO technologies [13] are related to the bonding of thin films to a new substrate, viz. their adhesion, alignment, stress, etc.

The AP technology, as I envisage it, shares its major goal of integrating III-V devices in silicon IC's with both the heteroepitaxy and the ELO. At the same time, it *widens* significantly the class of device structures that can be manufactured. The ultimate goal of AP is not only to "teach the old dog new tricks" but also to greatly expand the assortment of tricks available. One possibility in this regard is the implementation of a millimeter (or even submillimeter) wave phased-array antenna system on a silicon chip, discussed in Section 4.

2. Collector-Up HBT Process

The process is based on flip-chip packaging, removal of InP substrate, and backside lithography. Fabrication begins with an epitaxial structure of the following composition:




Fig. 4. Epitaxial structure of InGaAs/InP HBT to be fabricated by active packaging. The emitter contact layer 1 is also an etch stop for InP. For etch-stop reliability it may be convenient to include a pair of sacrificial InP-on-InGaAs layers between layers 0 and 1.

The structure shown in Fig. 4 is, of course, very schematic; it is assumed that most of the features improving the performance of a "conventional" down-collector InP/InGaAs microwave HBT [14] can be incorporated. Thus, the base collector junction may have a composite structure for optimizing the microwave properties combined with higher breakdown voltage [15]. An additional attractive feature that becomes possible *only* in a C-up process is a *Schottky collector*, discussed in Sect. 2.5.

Composition of the emitter contact layer 1 is essential: it is intended to serve also as an etch stop for subsequent removal of InP substrate. It may be advantageous to include for this purpose a pair of sacrificial InP/InGaAs layers between layers 0 and 1, so that the etching is performed in steps and results in uncovering an ideal flat surface of the emitter contact.

2.1 Top side processing. No attempt is made at this stage to contact the emitter. Top side processing includes metallization and etching of the collector stripe down to the base layer, evaporation and alloying of self-aligned contacts to the base, deposition of a passivating dielectric (e.g., Si_3N_4), etching of via holes in the dielectric, and final metallization. The final metal connects different devices in a circuit that has a relatively small number of communication points with the outside world. The circuit is then covered by another ("interlevel") dielectric layer and the communication points are connected to "top" metal pads through a second set of via holes. The top pads may be relatively wide (e.g., $\geq 100 \mu\text{m}$). The interlevel dielectric (e.g., polyimide) may be planarized. It may prove convenient to use ion implantation in the base area outside the collector stripe so that the PN junction in that area is formed in the wide-gap layer 2.




Fig. 5. Cross-section of the structure after top-side processing. Base and collector contacts are connected in a circuit with lines running over the passivating dielectric. Selected circuit points are connected with top metal pads through via holes in the interlevel dielectric. Emitter layers are not yet contacted.

2.2 Flip-chip mount. The circuit is mounted on a "carrier" wafer which has a mirror pattern of top-metal electrodes. The word "mirror" here implies also that heights of the aligned pads should be complementary (elevated pads on the InP chip correspond to depressed pads on the carrier and vice versa). The carrier may be any substrate, including glass, ceramics, etc., but first and foremost a silicon wafer that has already undergone the integrated circuit processing. Connection between overlapping metallic pads is established with the help of a consulator film. Its primary purpose, besides providing vertical electrical connections, is to provide a stable mechanical support for the packaged chip – support that will become crucial when the InP substrate is removed. Possible implementations of the consulator are discussed below in Sect. 3.




Fig. 6. Cross-section of the assembly upon flip-chip mount. Top pads of the InP chip are aligned to a mirror set of pads on the carrier platform. The "mirror" arrangement also implies that the pads have been designed with complementary heights.

2.3 Substrate removal. This step is based on the well-known extreme selectivity between the etch rates for InP and InGaAs in hydrochloric acid solutions [16]. It is quite possible to etch the entire InP substrate down, stopping at a $0.1 \mu\text{m}$ InGaAs layer. Prior to etching, the

mounted InP chip may be thinned down to less than 100 μm by a mechanical polishing, although this step may not be necessary. While the emitter contact layer 1 itself can serve as the etch stop, it may be preferable to use an additional pair of sacrificial InGaAs/InP layers between the substrate and the emitter contact. It is essential that in the end the uncovered surface of layer 1 is uniformly flat, adequate for performing a fine line optical lithography. A large hole etched from the substrate side would not do, because there would be problems with focal depth. Ideally, the consulator film should be resistant to the HCl based etch of InP. Otherwise, the film would have to be protected on the perimeter.

2.4 Back-side processing. It is expected that it should be possible to make lithographic alignment to the base contact level. The contact metal should be seen with a sufficient contrast through layers 1-3, whose combined thickness may be about 2,000 \AA . If this proves to be inadequate or inconvenient, then one must provide for a deep alloy penetration of the base contact into layer 2 at the top-side processing stage.

As mentioned in Sect. 2.1, it is helpful to have formed the *PN* junction in the wide-gap layer 2 outside the collector stripe area. In accordance with the original Kroemer's proposal [1], the *PN* junction will serve as an efficient guard-ring pushing the injection current density away from the perimeter, since it has a higher potential barrier than the injecting *Np* junction under the collector contact. This will permit us to employ a *slightly wider emitter stripe, that overlaps the collector stripe* to within a lithographic tolerance.

The emitter contact is established by a standard lift-off evaporation of a suitable metal. It is well known that ohmic contacts to n^+ InGaAs are good without alloying. No elevated temperature procedures should be contemplated after the chip has been mounted, because of the limited thermal stability that can be expected of a consulator film and the need to preserve the integrity of fully processed Si IC's on the carrier wafer. Thus, a dielectric passivating the back surface should be deposited at room temperature. Back-side processing ends with opening via holes in the dielectric and evaporating the final metal pattern. In many applications, the emitter final metal is to be earthed, i.e., connected to the GND level of the Si IC, as indicated in Fig. 7 below. Of course, this may not be true in general, and the emitter final metal pattern may be more complicated. Connection to the rest of the circuit may go across the periphery of the chip, or via the consulator film.




Fig. 7. Cross-section of the final assembly after active packaging. Emitter stripe is aligned to and slightly overlaps the collector stripe. It is assumed for simplicity that all HBT's are used at common emitter, so that the emitter final metal is connected to GND of the circuit.

2.5 Further advantages of a C-up configuration. As discussed by a number of authors [1-3], the reduced base-collector capacitance offers significant advantages for microwave performance of HBT. An enhancement of the maximum oscillation frequency f_{max} by a factor

of 2 to 3 has been predicted [2] over optimized collector-down structures. Moreover, with a suppression of the extrinsic collector capacitance C_{cx} it becomes possible to implement HBT structures with coherent effects in the base and collector transit, resulting in a power gain at frequencies well above the transit-time limited cutoff f_T (see [17,18] and references cited therein).

An interesting further advantage of an inverted HBT is the possibility of accommodating a Schottky collector. As discussed by Rodwell [19] in the context of resonant tunneling diodes, an important parasitic resistance in small area devices is due to the metal semiconductor junction. Since the resistance of an ohmic contact, Fig. 8a, scales with its area, at small enough dimensions it must dominate other resistances that scale with the contact perimeter. It therefore makes sense to dispense with the n^+ doped semiconductor layer in the collector (layer 5 in Fig. 4) and use a Schottky collector, Fig. 8b. Such an approach has been successfully used [20] in the fabrication of submicron resonant tunneling diodes. Needless to say, a Schottky collector is realistic only in the C-up configuration. Its implementation is entirely compatible with the AP process.




Fig. 8. Illustration of a conventional ohmic semiconductor-metal contact (a) and a Schottky collector (b). Numbers in (a) refer to the layer labeling scheme in Figs. 4 and 7. In a Schottky-collector device, layer 5 would be eliminated altogether and a suitable metal deposited directly on the lightly-doped layer 4, completely depleted of mobile carriers.

3. Consulator Films

It should be clear from the above discussion in Sect. 2 what are the required properties of a consulator film to be used in an AP process. Besides the defining property of anisotropic conduction, illustrated in Fig. 2, we need reasonable mechanical properties to provide a stable and stress-free support for the packaged chip that will be turned into a thin film.

3.1 Artificial films. In principle, it should be possible to extend a solder bump technology, as illustrated in Fig. 9. In this approach, the unresolved issue is how to provide a solid adhesive support of the top film over the entire area. After the AP process, the film will be thin indeed, a few μm at most, spanned across hundreds of μm between the bumps. It is therefore crucial to find a suitable substance that could flow to fill the narrow spacing between two planes and then stiffen to provide the necessary mechanical support. Recently, a very interesting contribution in this regard was made by Goossen et al [21] who used an aligned mirror arrangement of In contacts, melted into each other at 200°C to form a stable unit. The clearance between samples was filled with a photoresist flowing against the edge of the assembly; the resist was then hardened by drying in the air. According to the authors [21], the resist provided additional mechanical support to the assembly.




Fig. 9. Converting solder bumps into a "consulator" film. Is it possible to fill (as shown by two arrows) the space between the chip and the carrier wafer by a flowing dielectric adhesive which can then be hardened by a suitable curing treatment?

If a suitable filling dielectric can be found and technologically proven, then solder-bonded technology should be perfectly adequate for active packaging. Another promising approach is to use the existing packaging technology of *anisotropically conductive adhesive films* [22], used in liquid crystal display assemblies. Anisotropic adhesives are prepared by randomly dispersing small conducting spheres in an adhesive matrix at a concentration below the percolation threshold. These materials are not intrinsically anisotropic, they conduct in a preferred direction only after having been processed under pressure, Fig. 10.




Fig. 10. Illustration of anisotropically conductive adhesive technology [22]. Epoxy filled with 10 μm -diameter metal-coated glass spheres is spread over the carrier wafer surface as a fluid film about 20 μm thick. The assembly is compressed until hard spheres touch both surfaces (extra epoxy oozes out). Electrical connection is established only vertically, since neighboring spheres rarely touch.

3.2 "Natural" films. Since 1989 two independent Russian groups have reported [23,24] that thin films of atactic polypropylene, deposited on metal substrates and subsequently oxidized and UV irradiated, exhibit an unusually high conductivity in the direction perpendicular to the film, while remaining essentially insulating in the lateral direction. The typical resistance measured between overlapping electrodes is about 1 Ω with no relation to the film thickness (in the range from 5 μm to 50 μm) or electrode area (10^{-6} to 10^{-2} cm 2). These properties have been attributed to the existence of narrow (less than 0.1 μm) channels, whose conductivity ($\geq 10^{11}$ S/cm) at room temperature exceeds that of copper by at least five orders of magnitude. The nature of these channels is not understood, and speculations [25-27] regarding the physical mechanism include suggestions of a one-dimensional superconductivity. Apart from the uncertain theoretical basis, a serious problem for applications had been associated with loose mechanical properties of atactic polypropylene, which has a gel structure.

The center of this activity is Professor Leonid N. Grigorov and his group at Moscow Institute of Synthetic Polymer Materials. Recently, they found similar effects in other polymers with better mechanical properties; one most promising material is mechanically similar to rubber [28]. I attempted to contact Grigorov for more information and was directed to a California company that holds proprietary rights and is engaged in the commercialization of this product.

4. Applications

Integration of ultra-high performance HBT and silicon circuits will make possible entirely new systems. A collector-up HBT can operate at 300 GHz and even higher frequencies. Figure 11 shows the modeled microwave characteristics of an InP C-up HBT whose base bandgap narrows down toward the collector in N discontinuous steps [17]. If the potential energy drop at each step is sufficiently large to prevent the reverse flow of minority carriers, the total base propagation delay τ is shorter by a factor of N compared to the diffusive delay in a flat base of the same width. Moreover, for large N the magnitude of the base transport factor $\alpha = |\alpha| \exp(-2\pi f \tau)$ decreases so slowly with increasing frequency f that it becomes feasible to obtain transit-time resonances at frequencies far exceeding the conventional cut-off $f_T \approx 1/2\pi\tau$. The first resonant peak occurs at $f \approx \pi f_T$ (in the example of Fig. 11, this corresponds to about 280 GHz). The peak frequency is determined mainly by the epitaxial structure, but it can also be tuned in a narrow range.




Fig. 11. Common-emitter current gain $|h_{21}|$ and the unilateral gain $|U|$ of a model HBT with $N = 5$ equal steps in the base bandgap [17]. Base total width is $W = 0.25 \mu\text{m}$. Assumed equivalent circuit parameters: $R_B = R_{Bx} = 50 \Omega \cdot \mu\text{m}$, $R_E = 10 \Omega \cdot \mu\text{m}$, $R_{Ex} = R_{Cx} = 20 \Omega \cdot \mu\text{m}$, $C_C = 0.25 \text{ fF}/\mu\text{m}$, and $C_E = 10 \text{ fF}/\mu\text{m}$. Minority carrier diffusivity $D = 50 \text{ cm}^2/\text{s}$ and collector transit time $\tau_c = 1 \text{ ps}$.

Thus, using AP technology it is entirely feasible to implement local oscillators and amplifiers based on C-up HBT's that operate at millimeter and even submillimeter wavelengths. One obvious application of such devices is for satellite communication systems in the atmospheric transmission window of 345 GHz.

Another extremely attractive application is the possibility of fabricating millimeter-wave *phased arrays on a silicon chip*. A phased array antenna system [29] needs low-noise amplifiers at each element *and* high-power amplifiers at least at each subarray. Local placement of these amplifiers reduces the antenna loss on transmit and enhances the signal-to-noise ratio on receive. The closer the amplifiers are placed to the radiating elements the better is the antenna performance [30]. With the AP technology, the entire system can be placed on a silicon chip. A $\lambda/2$ spaced linear array of 20 elements radiating at 300 GHz would be about a centimeter long. The advantage of having transistor oscillators is that the millimeter-wave beam can be electrically steered off broadside by controlling the relative amplitudes of different oscillators, while their relative phases are locked together by evanescent wave interaction [31]. The point is that most available phase shifters used in centimeter wave phased array systems are bulky elements that cannot be used in on-chip designs. Instead, we should use electronic beam steering by controlling the *amplitude* of constant-phase array elements [32]. Such a technique was recently demonstrated [33] at sub-millimeter wavelengths, using photoconducting antenna arrays. Three-terminal devices are ideally suited for amplitude beam steering. Such transmit and receive antenna arrays should have important applications as steerable radar systems in avionics, automated manufacturing, perhaps also in connection with *intelligent vehicle-highway systems* [34].

5. Conclusion

I have described a possible technique for implementing ultra-fast InP heterostructure bipolar transistors as elements on a silicon chip. A remarkable feature of this technique, referred to as active packaging, is that it permits the implementation of hybrid devices that are essentially *faster* than similar devices made within the conventional InP technology. The advantage results from the fact that packaging is an *intermediate* step in the device fabrication sequence, and enables subsequent processing with an aligned lithography on the opposite side of a thin film. The new degree of freedom in the device geometry definition permits the implementation of collector-up HBTs with aligned and overlapping emitter and collector stripes.

Of possible applications of active packaging, I have singled out the implementation of microwave phased-array antenna systems at a wavelength of $\lambda \approx 1 \mu\text{m}$ (300 GHz). Transmit and receive millimeter-wave antenna arrays on a silicon chip should have important applications in steerable radar and satellite communication systems.

It is clear that active packaging will make possible the implementation of other new devices and circuits that would not be feasible without this new technology. Of the many possible examples, let me mention the possibility [35] of fabricating a C-up charge injection transistor with the channel-defining trench etched in side 2 and aligned to the collector stripe on side 1. Another possibility is the implementation of vertically coupled dual laser cavities, laterally confined by separate ridges on sides 1 and 2.

I strongly believe that most significant applications of compound semiconductor electronics will be associated with its use in silicon electronics. In terms of the old debate on Si vs GaAs, my view is that silicon is the ultimate customer for GaAs. The logic of industrial evolution will motivate new paths for a qualitative improvement of system components, other than the traditional path of a steady reduction in fine-line feature size. The principle of active packaging, illustrated in the present work using the instance of implementing ultra-high performance InP HBT on a silicon chip, will become one of the central design principles of future microelectronics.

Acknowledgement.

I am grateful to Q. Hu, A. Feyngenson, A. M. Lyons, M. Mastrapasqua, G. L. Miller, and F. Ren for helpful discussions and encouragement.

Serge Luryi

Atts.

References

REFERENCES

1. H. Kroemer, "Heterostructure bipolar transistors and integrated circuits", *Proc. IEEE* **70**, pp. 13-25 (1982).
2. C. G. Fonstad, "Consideration of the relative frequency performance potential of inverted heterojunction n-p-n transistors", *IEEE Electron Dev. Lett.* **EDL-5**, pp. 99-100 (1984).
3. Q. M. Zhang, K. Lee, G. L. Tan, and J. M. Xu, "Analysis of the emitter-down configuration of double-heterojunction bipolar transistor", *IEEE Trans. Electron Devices* **ED-31**, pp. 2220-2228 (1992).
4. P. M. Asbeck, D. L. Miller, R. J. Anderson, and F. H. Eisen, "GaAs/(Ga,Al)As heterojunction bipolar transistors with buried oxygen-implanted isolation layers", *IEEE Electron Dev. Lett.* **EDL-5**, pp. 310-312 (1984).
5. S. Adachi and T. Ishibashi, "Collector-up HBT's fabricated by Be⁺ and O⁺ ion implantations", *IEEE Electron Dev. Lett.* **EDL-7**, pp. 32-34 (1986).
6. S. Yamahata, Y. Matsuoka, and T. Ishibashi, "High- f_{\max} collector-up AlGaAs/GaAs heterojunction bipolar transistors with a heavily carbon-doped base fabricated using oxygen-ion implantation", *IEEE Electron Dev. Lett.* **EDL-14**, pp. 173-175 (1993).
7. W. Lee and C. G. Fonstad, "Application of O⁺ implantation in inverted InGaAs/InAlAs heterojunction bipolar transistors", *IEEE Electron Dev. Lett.* **EDL-8**, pp. 217-219 (1987).
8. H. Sato, J. C. Vlcek, C. G. Fonstad, B. Meskoob, and S. Prasad, "InGaAs/InAlAs/InP collector-up microwave heterojunction bipolar transistor", *IEEE Electron Dev. Lett.* **EDL-11**, pp. 457-459 (1990).
9. W. P. Maszara, "Silicon-on-insulator by wafer bonding: a review", *J. Electrochem. Soc.* **138**, pp. 341-347 (1991).
10. S. Luryi and S. M. Sze, "The Future of Microelectronics — Hybrid Material Systems of IV/III-V Compound Semiconductors", *AT&T Bell Laboratories Tech. Memorandum* 52111-840920-01, Sept. 1984; "Possible device applications of silicon molecular beam epitaxy", in *Silicon Molecular Beam Epitaxy*, ed. by E. Kasper and J. C. Bean, Vol. 1, Chap. 8 (CRC Uniscience Press, Inc., 1988) pp. 181-240.
11. J. Deboeck and G. Borghs, "III-V on Si — heteroepitaxy versus lift-off techniques", *J. Cryst. Growth* **127**, pp. 85-92 (1993).
12. E. Yablonovitch, T. Gmitter, J. P. Harbison, and R. Bhat, "Extreme selectivity in the lift-off of epitaxial GaAs films", *Appl. Phys. Lett.* **51**, pp. 2222-2224 (1987).
13. P. Demeester, I. Pollentier, P. De Dobbelaere, C. Brys, and P. Van Daele, "Epitaxial lift-off and its applications", *Semicond. Sci. Technol.* **8**, pp. 1124-1135 (1993).
14. R. N. Nottenburg, Y.-K. Chen, M. B. Panish, R. Hamm, and D. A. Humphrey, "High-current-gain submicrometer InGaAs/InP heterostructure bipolar transistors", *IEEE Electron Dev. Lett.* **EDL-9**, pp. 524-526 (1988); Y.-K. Chen, R. N. Nottenburg, M. B. Panish, R. Hamm, and D. A. Humphrey, "Subpicosecond InP/InGaAs heterostructure bipolar transistors", *ibid.* **EDL-10**, pp. 267-269 (1989).
15. A. Feyngenson, R. A. Hamm, P. R. Smith, M. R. Pinto, R. K. Montgomery, R. D. Yadavish, and H. Temkin, "A 144 GHz InP/InGaAs composite collector heterostructure bipolar transistor", *1992-IEDM Tech. Digest*, pp. 75-78 (1992).
16. K. Sangwal, *Etching of crystals* (North Holland, Amsterdam, 1987)
17. S. Luryi, A. A. Grinberg, and V. B. Gorfinkel, "Heterostructure bipolar transistor with enhanced forward diffusion of minority carriers", *Appl. Phys. Lett.* **63**, pp. 1537-1539 (1993).
18. A. A. Grinberg and S. Luryi, "Coherent Transistor", *IEEE Trans. Electron Devices* **ED-40**, pp. 1512-1522 (1993).

19. Mark Rodwell, "Resonant-tunnel diodes with a Schottky collector", presentation at the Engineering Foundation Conference on *Advanced Heterostructure Transistors*, Kona, HA (Dec. 1992).
20. S. Allen, M. Reddy, M. Rodwell, R. Smith, J. Liu, S. Martin and R. Muller, "Submicron Schottky-collector AlAs/GaAs resonant tunnel diodes", 1993-IEDM *Tech. Digest* (1993).
21. K. W. Goossen, J. E. Cunningham, and W. Y. Jan, "GaAs 850 nm modulators solder-bonded to silicon", *IEEE Photon. Technol. Lett.* **5**, pp. 776-778 (1993).
22. A. M. Lyons and D. W. Dahringer, "Electrically Conductive adhesives", in *Handbook of Adhesives Technology*, K. Mittal and A. Pizzi, Eds., (Marcel Dekker, New York, 1993) in press.
23. N. S. Enkolopyan, L. N. Grigorov, and S. G. Smirnova, "Possible superconductivity near 300 K in oxidized polypropylene", *Pis'ma Zh. Eksp. Teor. Fiz.* **49**, pp. 326-330 (1989) [*JETP Lett.* **49**, pp. 371-375 (1989)].
24. V. M. Arkhangorodskii, A. N. Ionov, V. M. Tuchkevich, and I. S. Shlimak, "Ultra high conductivity at room temperature in oxidized polypropylene", *Pis'ma Zh. Eksp. Teor. Fiz.* **51**, pp. 56-61 (1990) [*JETP Lett.* **51**, pp. 67-72 (1990)].
25. O. V. Demicheva, D. N. Rogachev, S. G. Smironova, E. I. Shklyarova, M. Yu. Yablokov, V. M. Andreev, and L. N. Grigorov, "Destruction of ultra high conductivity of oxidized polypropylene by critical current", *Pis'ma Zh. Eksp. Teor. Fiz.* **51**, pp. 228-231 (1990) [*JETP Lett.* **51**, pp. 258-263 (1990)].
26. L. N. Grigorov, "The physical nature of ultrahigh conductivity channels of polar elastomers", *Pis'ma Zh. Tekh. Fiz.* **17**, pp. 45-50 (1991) [*Sov. Tech. Phys. Lett.* **17**, pp. 368-370 (1991)].
"On the reasons for the localization of superpolarons in elastomeric matrix and their conformational analogy with macromolecules", *Polymer Sci.* **34**, pp. 772-774 (1992).
27. D. M. Eagles, "A conjectured explanation for room-temperature superconductivity in narrow channels in oxidized polypropylene", preprint (1993).
28. Prof. Issai Shlimak, Bar Ilan University, Israel (private communication).
29. R. J. Mailloux, "Antenna array architecture", *Proc. IEEE* **80**, pp. 163-172 (1992).
30. R. Tang and R. W. Burns, "Array Technology", *Proc. IEEE* **80**, pp. 173-182 (1992).
31. J. S. Martens, A. Pance, K. Char, L. Lee, S. Whiteley, and V. M. Hietala, "Superconducting Josephson arrays as tunable microwave sources operating at 77 K", *Appl. Phys. Lett.* **63**, pp. 1681-1683 (1993).
32. J. P. Costas, "An antenna beam steerig technique comprised of constant-phase array elements", *Proc. IEEE* **69**, pp. 745-747 (1981).
33. N. Froberg, M. Mack, B. B. Hu, X.-C. Zhang, and D. H. Auston, "500 GHz electrically steerable photocinducting antenna array", *Appl. Phys. Lett.* **58**, pp. 446-448 (1991).
34. R. K. Jurgen, "Smart cars and highways go global", Special report on transportation, *IEEE Spectrum* (May 1991).
35. S. Luryi, "Article comprising a real-space transfer device and method of making the article", US Patent application Luryi-24, filed February 1992.