2010-2011 Catalog Description: This course focuses on development of mixed-signal embedded applications that utilize systems on chip (SoC) technology. The course discusses design issues, such as (i) implementing functionality, (ii) realizing new interfacing capabilities, and (iii) improving performance through programming the embedded microcontroller and customizing the reconfigurable analog and digital hardware of SoC.

Course Designation: Elective


Prerequisites: ESE 380, ESE 372, and ESE 224 or CSE230

Coordinator: Dr. Alex Doboli

Goals:
This course focuses on development of mixed-signal embedded applications that utilize Systems On Chip (SoC) technology. The course discusses design issues, such as (i) implementing new functionality, (ii) realizing new interfacing capabilities, and (iii) improving performance through programming the embedded microcontroller and customizing the reconfigurable analog and digital hardware of the SoC.

Objectives:
At the end of the course, students will possess theoretical and applied knowledge and design skills related to three main aspects:
- Utilization of a combination of analog and digital modules, as well as, writing software drivers for interfacing new devices.
- System-level design including specification, profiling, debugging, and trade-off exploration/optimization for mapping the system behavior to specific building blocks.
- Architecture customization (through analog and digital dynamic reconfiguration) for implementing new functionality and obtaining better performance is also treated.

Topics Covered:

| Week 1-2. | Introduction: Types of embedded applications, simple mixed-signal embedded design example, importance of performance requirements for design, summary of mixed-signal embedded architectures, top-down design flow (Design refinement. Performance modeling. Testing). |

<table>
<thead>
<tr>
<th>Week 2-4</th>
<th>Mixed-signal embedded SoC architecture: mixed-signal SoC architecture structure, microcontroller core, instruction set, memory system, interrupts, I/Os, ISR and drivers.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Week 5-7</td>
<td>Digital subsystem: principles of RTL (Register Transfer Level) design, basic digital building blocks (timers, counters, CRC generator), dynamic reconfiguration, developing simple application specific co-processors using dynamic reconfiguration.</td>
</tr>
<tr>
<td>Week 8-9</td>
<td>System level trade-off analysis: system performance modeling, trade-off curves, trade-off analysis (cost – speed – power/energy consumption – number of pins), system optimization.</td>
</tr>
<tr>
<td>Week 10-11</td>
<td>Analog building blocks: basics of switched capacitor analog circuits, presentation of basic building blocks (ideal op amps, comparators, gain stages, integrators.</td>
</tr>
<tr>
<td>Week 12-13</td>
<td>Analog filters and analog to digital converters: filter characteristics, filter types, circuit non-idealities and their impact on performance, ADC characteristics. ΔΣ ADC. ADC implementation.</td>
</tr>
</tbody>
</table>

* More detail can be added as needed.

**Class/laboratory Schedule:** Lecture: 1hr 20min/2 days per week  
Lab: 3 hr/1 day per week

**Document Prepared by:** Dr. Alex Doboli  
**Date:** 05/12/2010