

"computer performance" image created by SDXL text-to-image Al generative model 2023




### **ESE 345 Computer Architecture**

### Performance and Energy Consumption

# **Defining Performance**

#### Which airplane has the best performance?





# **Response Time and Throughput**

- Response time
  - How long it takes to do a task
- Throughput
  - Total work done per unit time
    - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
  - Replacing the processor with a faster version?
  - Adding more processors?
- We'll focus on response time for now...



# **Relative Performance**

- Define Performance = 1/Execution Time
- "X is n time faster than Y"

Performance<sub>x</sub>/Performance<sub>y</sub>

= Execution time<sub>Y</sub>/Execution time<sub>X</sub> = n

Example: time taken to run a program


- 10s on A, 15s on B
- Execution Time<sub>B</sub> / Execution Time<sub>A</sub> = 15s / 10s = 1.5
- So A is 1.5 times faster than B



# **Measuring Execution Time**

- Elapsed time
  - Total response time, including all aspects
    - Processing, I/O, OS overhead, idle time
  - Determines system performance
- CPU time
  - Time spent processing a given job
    - Discounts I/O time, other jobs' shares
  - Comprises user CPU time and system CPU time
  - Different programs are affected differently by CPU and system performance






#### **Guides system design**

**Guides CPU design** 



# **CPU Clocking**

 Operation of digital hardware governed by a constant-rate clock



- Clock frequency (rate) = 1/Clock period
- Clock period: duration of a clock cycle
  - e.g., 250ps = 0.25ns = 250×10<sup>-12</sup>s
- Clock frequency (rate): cycles per second
  - e.g., 4.0GHz = 4000MHz = 4.0×10<sup>9</sup>Hz = 1/250ps



CPU Time = CPU Clock Cycles × Clock Cycle Time

CPU Clock Cycles Clock Rate

- Performance improved by
  - Reducing number of clock cycles
  - Increasing clock rate
  - Hardware designer must often trade off clock rate against cycle count



# **CPU Time Example**

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
  - Aim for 6s CPU time
  - Can do faster clock, but causes 1.2 × clock cycles
- How fast must Computer B clock be?

$$Clock Rate_{B} = \frac{Clock Cycles_{B}}{CPU Time_{B}} = \frac{1.2 \times Clock Cycles_{A}}{6s}$$

$$Clock Cycles_{A} = CPU Time_{A} \times Clock Rate_{A}$$

$$= 10s \times 2GHz = 20 \times 10^{9}$$

$$Clock Rate_{B} = \frac{1.2 \times 20 \times 10^{9}}{6s} = \frac{24 \times 10^{9}}{6s} = 4GHz$$



# Instruction Count and CPI

Clock Cycles = Instruction Count × Cycles per Instruction

CPU Time = Instruction Count × CPI × Clock Cycle Time

Instruction Count  $\times$  CPI

**Clock Rate** 

- Instruction Count (IC) for a program
  - Determined by program, ISA and compiler
- Average cycles per instruction (CPI)
  - Depends on program, CPU hardware and compiler
  - If different instructions have different CPI
    - Average CPI affected by instruction mix



# **CPI Example**

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

```
\begin{array}{l} \mathsf{CPUTime}_{\mathsf{A}} = \mathsf{Instruction} \, \mathsf{Count} \times \mathsf{CPI}_{\mathsf{A}} \times \mathsf{CycleTime}_{\mathsf{A}} \\ = \mathsf{I} \times 2.0 \times 250 \mathrm{ps} = \mathsf{I} \times 500 \mathrm{ps} & \quad \mathsf{A} \text{ is faster...} \\ \mathsf{CPUTime}_{\mathsf{B}} = \mathsf{Instruction} \, \mathsf{Count} \times \mathsf{CPI}_{\mathsf{B}} \times \mathsf{CycleTime}_{\mathsf{B}} \\ = \mathsf{I} \times 1.2 \times 500 \mathrm{ps} = \mathsf{I} \times 600 \mathrm{ps} \\ \mathsf{CPUTime}_{\mathsf{B}} \\ = \frac{\mathsf{I} \times 600 \mathrm{ps}}{\mathsf{I} \times 500 \mathrm{ps}} = 1.2 & \quad \text{...by this much} \end{array}
```



# How Calculate the 3 Components?

- <u>Clock Cycle Time</u>: in specification of computer (Clock Rate in advertisements)
- Instruction Count:
  - Count instructions in loop of small program
  - Use simulator to count instructions
  - Hardware counter in spec. register (most CPUs)

° <u>CPI</u>:

- Calculate: Execution Time / Clock cycle time
   Instruction Count
- Hardware counter in special register (most CPUs)




# **CPI in More Detail**

 If different instruction classes take different numbers of cycles

Clock Cycles = 
$$\sum_{i=1}^{n} (CPI_i \times Instruction Count_i)$$

Weighted average CPI





# **Calculating Average CPI**

- First find CPI<sub>i</sub> for each individual instruction (add, sub, and, etc.)
- Next use (when it's given) or calculate relative frequency *f<sub>i</sub>* of each individual instruction

$$f_i = ICi/IC$$

Finally multiply these two for each instruction and add them up to get final CPI

$$CPI = \sum_{i=1}^{n} f_i * CPIi$$



## **Example with Bonus Points to Earn!**

Ор	Freq <sub>i</sub>	$CPI_{i}$	Prod	(% Time)
ALU	50%	1	.5	(33%)
Load	20%	2	.4	(27%)
Store	15%	2	.3	(20%)
Branch	15%	2	.3	(20%)
Instru	uction Mix	1.5 <sub>(W</sub>	here time spent)	

 What if you can make branch instructions twice as fast (CPI<sub>br</sub>= 1 cycle) but clock rate (CR) will decrease by 12%? Will it be a speedup or slowdown and how much?

	New CPI = 1.35
	Time before change = IC*1.5 / CR = IC*1.5/CR
	Time after change = IC*1.35 / (0.88*CR) = IC*1.534/CR
	Time before/Time after = IC*1.5*CR / IC*1.534*CR = 0.978 => 2.2% <u>slowdown</u>
Stony Brook	Speedup < 1 because the time after is greater than the time before the change
Stony Brook University	CA: Performance and Power 15

# **Another CPI Example**

 Alternative compiled code sequences using instructions in classes A, B, C

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1


- Sequence 1: IC = 5
  - Clock Cycles
     = 2×1 + 1×2 + 2×3
     = 10
  - Avg. CPI = 10/5 = 2.0

Sequence 2: IC = 6

• Avg. CPI = 9/6 = 1.5



# **CPU Performance Law**



CPU Time = Instruction Count × CPI × Clock Cycle Time

Instruction Count × CPI

**Clock Rate** 

- Performance depends on
  - Algorithm: affects IC, possibly CPI
  - Programming language: affects IC, CPI
  - Compiler: affects IC, CPI
  - Instruction set architecture: affects IC, CPI, T<sub>c</sub>
  - Processor microarchitecture (organization): affects CPI, T<sub>c</sub>
  - Technology: affects T<sub>c</sub>



**The BIG Picture** 

### What Programs Measure for Comparison?

- Ideally run typical programs with typical input before purchase, or before even build machine
  - Called a "workload"; For example:
  - Engineer uses compiler, spreadsheet
  - Author uses word processor, drawing program, compression software
- In some situations it's hard to do
  - Don't have access to machine to "<u>benchmark</u>" before purchase
  - Don't know workload in future



# **SPEC CPU Benchmarks**

- Standard Performance Evaluation Corporation (SPEC) <u>www.spec.org</u>
  - Elapsed time to execute a selection of programs
    - Negligible I/O, so focuses on CPU performance
  - SPEC95: 8 integer (gcc, compress, li, ijpeg, perl, ...) & 10 floating-point (FP) programs (hydro2d, mgrid, applu, turbo3d, ...)
  - SPEC2000: 11 integer (gcc, bzip2, ...), 18 FP (mgrid, swim, ma3d, ...)
  - Separate average for integer and FP
  - Benchmarks distributed in source code
  - Compiler, machine designers target benchmarks, so try to change every 3 years



### How Summarize Suite Performance (1/4)

- Arithmetic average of execution time of all programs?
  - But they vary by 4X in speed, so some would be more important than others in arithmetic average
- Could add a weights per program, but how pick weight?
  - Different companies want different weights for their products
- SPECRatio: Normalize execution times to reference computer, yielding a ratio proportional to performance


time on reference computer

time on computer being rated



### How Summarize Suite Performance (2/4)

 If program SPECRatio on Computer A is 1.25 times bigger than Computer B, then



reference computer arop out, so



### How Summarize Suite Performance (3/4)

 Since ratios, proper mean is geometric mean (SPECRatio unitless, so arithmetic mean meaningless)

GeometricMean = 
$$\sqrt[n]{\prod_{i=1}^{n} SPECRatio_{i}}$$

- 1. Geometric mean of the ratios is the same as the ratio of the geometric means
- Ratio of geometric means
   = Geometric mean of performance ratios
   ⇒ choice of reference computer is irrelevant!
- These two points make geometric mean of ratios attractive to summarize performance



### SPECspeed 2017 Integer Benchmarks on a 1.8 GHz Intel Xeon E5-2650L

Description	Name	Instruction Count x 10^9	CPI	Clock cycle time (seconds x 10^–9)	Execution Time (seconds)	Reference Time (seconds)	SPECratio
Perl interpreter	perlbench	2684	0.42	0.556	627	1774	2.83
GNU C compiler	gcc	2322	0.67	0.556	863	3976	4.61
Route planning	mcf	1786	1.22	0.556	1215	4721	3.89
Discrete Event simulation - computer network	omnetpp	1107	0.82	0.556	507	1630	3.21
XML to HTML conversion via XSLT	xalancbmk	1314	0.75	0.556	549	1417	2.58
Video compression	x264	4488	0.32	0.556	813	1763	2.17
Artificial Intelligence: alpha-beta tree search (Chess)	deepsjeng	2216	0.57	0.556	698	1432	2.05
Artificial Intelligence: Monte Carlo tree search (Go)	leela	2236	0.79	0.556	987	1703	1.73
Artificial Intelligence: recursive solution generator (Sudoku)	exchange2	6683	0.46	0.556	1718	2939	1.71
General data compression	xz	8533	1.32	0.556	6290	6182	0.98
Geometric mean							2.36



# Critical thinking (CT) involves several key elements (in the words of AI itself):

**Analysis**: CT involves breaking down complex ideas, arguments, or situations into smaller components to understand their structure and relationships.

**Evaluation:** It entails assessing the validity, reliability, and credibility of information, sources, and arguments. This involves considering evidence, biases, and potential shortcomings.

**Interpretation**: CT involves interpreting information and data to derive meaning, identify patterns, and draw conclusions. **Inference**: It includes making reasonable and well-supported conclusions based on available evidence and information. **Problem Solving**: CT aids in solving problems by approaching them systematically, considering different perspectives, and evaluating potential solutions.

**Contextualization**: It requires considering the broader context and implications of information, ideas, and decisions. **Communication**: CT involves effectively conveying ideas, arguments, and analyses to others and engaging in constructive discussions.

### **Skepticism**: Critical thinkers approach information with a healthy dose of skepticism, questioning assumptions and seeking evidence.

**Open-Mindedness**: It involves being open to different viewpoints, considering alternative explanations, and being willing to change one's views in light of new evidence.

Reflection: It includes reflecting on one's own thinking processes, biases, & assumptions.

# Is a single mean a good predictor of the performance of programs in benchmark suite?

How much **confidence** you can have when using it to compare different processors or to predict future performance on similar apps?

#### It's tough to make predictions, especially about the future. Yogi Berra





### How Summarize Suite Performance (4/4)


- Does a single mean well summarize performance of programs in benchmark suite?
- Can decide if mean a good predictor by characterizing variability of distribution using standard deviation that describes variability around the mean
- Like geometric mean, geometric standard deviation is multiplicative rather than arithmetic
- Can simply take the logarithm of SPECRatios, compute the standard mean and standard deviation, and then take the exponent to convert back:

$$GeometricMean = \exp\left(\frac{1}{n} \times \sum_{i=1}^{n} \ln(SPECRatio_i)\right)$$
$$GeometricStDev = \exp(StDev(\ln(SPECRatio_i)))$$

- The geometric standard deviation, denoted by σ<sub>g</sub>, is calculated as follows: log σ<sub>g</sub>=[1/n∑<sup>n</sup><sub>i=1</sub>(logx<sub>i</sub>−logG)<sup>2</sup>]<sup>1/2</sup>.
- where  $G=n\sqrt{x_1 \cdot x_2 \cdot \ldots \cdot x_n}$  is the geometric mean of SPECRatios (x<sub>1</sub> . x<sub>n</sub>).

# **Example Standard Deviation: (1/3)**

#### • GM and multiplicative StDev of SPECfp2000 for Itanium 2




Itanium 2 is 2712/100 times as fast as Sun Ultra 5 (GM), & range within 1 Std. Deviation is [13.72, 53.62]




# **Example Standard Deviation : (2/3)**

#### • GM and multiplicative StDev of SPECfp2000 for AMD Athlon





## **Example Standard Deviation (3/3)**



University

# **Comments on Itanium 2 and Athlon**

- Standard deviation of 1.98 for Itanium 2 is much higher-- vs. 1.40--so results will differ more widely from the mean, and therefore are likely less predictable for Itanium 2
- Falling within one standard deviation:
  - 10 of 14 benchmarks (71%) for Itanium 2
  - 11 of 14 benchmarks (78%) for Athlon
- Thus, the results are quite compatible with a lognormal distribution (expect 68%)
- Itanium 2 vs. Athlon St.Dev is 1.74, which is high, so less confidence in claim that Itanium 1.30 times as fast as Athlon
  - Indeed, Athlon faster on 6 of 14 programs



$$ExTime_{w/Enh.} = ExTime_{w/o Enh.} \times \left[ \left( 1 - Fraction_{enhanced} \right) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}} \right]$$

$$Speedup_{wverall} = \frac{ExTime_{w/o Enh.}}{ExTime_{w/Enh.}} = \frac{1}{\left( 1 - Fraction_{enhanced} \right) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

$$Best you could ever hope to do:$$

$$Speedup_{maximum} = \frac{1}{\left( 1 - Fraction_{enhanced} \right)}$$



# Amdahl's Law Example

- New CPU 10X faster
- I/O bound server, so 60% time waiting for I/O

Speedup<sub>overall</sub> = 
$$\frac{1}{\left(1 - \text{Fraction}_{\text{enhanced}}\right) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}}}$$
$$= \frac{1}{\left(1 - 0.4\right) + \frac{0.4}{10}} = \frac{1}{0.64} = 1.56$$

• Apparently, its human nature to be attracted by 10X faster, vs. keeping in perspective its just 1.6X faster

### Question

Speedup = 
$$\frac{1}{(1 - F) + \frac{F}{S}}$$


**Question:** Suppose a program spends 80% of its time in a square root routine. How much must you speed up square root to make the program run 5 times faster?

(A)	10
(B)	20
(C)	100
(D)	None of the above




# **Consequence of Amdahl's Law**

The amount of speedup that can be achieved through parallelism is limited by the non-parallel portion of your program!





# Parallel Speed-up Examples (1/2)



Partition 10 ways and perform on 10 parallel processing units

- 10 "scalar" operations (non-parallelizable)
- 100 parallelizable operations
  - Say, element-wise addition of two 10x10 matrices.

#### 110 operations

100/110 = .909 Parallelizable, 10/110 = 0.091 Scalar



# Parallel Speed-up Examples (2/2)

Speedup w/ E = 1 / [ (1-F) + F/S ]

 Consider summing 10 scalar variables and two 10 by 10 matrices (matrix sum) on 10 processors

Speedup = 1/(.091 + .909/10) = 1/0.1819 = 5.5

- What if there are 100 processors ?
   Speedup = 1/(.091 + .909/100) = 1/0.10009 = 10.0
- What if the matrices are 100 by 100 (or 10,010 adds in total) on 10 processors?
  Speedup = 1/(.001 + .999/10) = 1/0.1009 = 9.9
- What if there are 100 processors ?
  Speedup = 1/(.001 + .999/100) = 1/0.01099 = 91



# **Strong and Weak Scaling**

- To get good speedup on a multiprocessor while keeping the problem size fixed is harder than getting good speedup by increasing the size of the problem
  - Strong scaling: When speedup is achieved on a parallel processor without increasing the size of the problem
  - Weak scaling: When speedup is achieved on a parallel processor by increasing the size of the problem proportionally to the increase in the number of processors (Gustafson's law)
- Load balancing is another important factor: every processor doing same amount of work
  - Just 1 unit with twice the load of others cuts speedup almost in half (bottleneck!)



## **Other Performance Metrics**

- MIPS Million Instructions Per Second  $MIPS = \frac{Instruction\_count}{Time(s) \times 10^6}$
- MFLOPS Million Floating-point Operations Per Second

 $MFLOPS = \frac{Floating\_point\_ops/program}{Time(s) \times 10^6}$ 

PetaFLOPS - 10<sup>15</sup> Floating-point Operations
 Per Second

# $PFLOPS = \frac{Floating \_point \_ops / program}{Time(s) \times 10^{15}}$



# **Pitfall: MIPS as a Performance Metric**

MIPS: Millions of Instructions Per Second


- Doesn't account for
  - Differences in ISAs between computers
  - Differences in complexity between instructions

$$MIPS = \frac{Instruction \ count}{Execution \ time \times 10^{6}}$$
$$= \frac{Instruction \ count}{Instruction \ count \times CPI}_{\times 10^{6}} = \frac{Clock \ rate}{CPI \times 10^{6}}$$

CPI varies between programs on a given CPU




## **Uniprocessor Performance**





### Supercomputing

- Today: clusters of multi-core CPUs + GPUs
- Frontier: The Exascale-class HPE Cray EX Supercomputer at Oak Ridge National Laboratory (the fastest supercomputer in the world in 2023)
  - 9,472 <u>AMD Epyc</u> 7453s "Trento" 64 core 2 GHz CPUs (606,208 cores) and 37,888 <u>Instinct</u> MI250X GPUs (8,335,360 cores).
  - the most efficient supercomputer: 62.68 gigaflops/watt.



Space	680 m <sup>2</sup> (7,300 sq ft)			
Speed	1.194 <u>exaFLOPS</u> (Rmax) / 1.67982 <u>exaFLOPS</u> (Rpeak)			
Cost	US\$600 million (est. cost)			
Purpose	Scientific research and development			




## Top 5 Supercomputers (TOP500, June 2023)

Ranl	kSystem	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)
1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE DOE/SC/Oak Ridge National Laboratory United States	8,699,904	1,194.00	1,679.82	22,703
2	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442.01	537.21	29,899
3	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE EuroHPC/CSC Finland	2,220,288	309.10	428.70	6,016
4	Leonardo - BullSequana XH2000, Xeon Platinum 8358 32C 2.6GHz, NVIDIA A100 SXM4 64 GB, Quad-rail NVIDIA HDR100 Infiniband, Atos EuroHPC/CINECA Italy	1,824,768	238.70	304.47	7,404
5	Summit - IBM Power System AC922, IBM POWER9 220 3.07GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM DOE/SC/Oak Ridge National Laboratory United States	2,414,592	148.60	200.79	10,096




## **Power Trends**

- Intel 80386 consumed ~ 2 W
- 3.3 GHz Intel
   Core i7
   consumes 130 W
   Heat must be
- Heat must be dissipated from 1.5 x 1.5 cm chip
- This is the limit of what can be cooled by air



### In CMOS IC technology






# **Energy and Power**

- Dynamic energy
  - Transistor switch from 0 -> 1 or 1 -> 0
  - 1/2 x Capacitive load x Voltage<sup>2</sup>
- Dynamic power
  - 1/2 x Capacitive load x Voltage<sup>2</sup> x Frequency switched
- Reducing clock rate reduces power, not energy
- Static power consumption
  - Current<sub>static</sub> x Voltage
  - Scales with number of transistors
  - To reduce: power gating



### **Switching Energy: Fundamental Physics**

Every logic transition dissipates energy.




How can we (1) Reduce # of clock transitions. But we have work to do ... limit switching energy? (2) Reduce Vdd. But lowering Vdd limits the clock speed ... (3) Fewer circuits. But more transistors can do more work.

Stony Brook University (4) Reduce C per node. One reason why we scale processes. CA: Performance and Power

### **Second Factor: Leakage Currents**

Even when a logic gate isn't switching, it burns power.



Stony Brook

University

Isub: Even when this nFet is off, it passes an loff leakage current.

We can engineer any loff we like, but a lower loff also results in a lower lon, and thus a lower maximum clock speed.

#### Intel's 2006 processor designs, leakage vs switching power



A lot of work was done to get a ratio this good ... 50/50 is common.



# **Example of Quantifying Power**

 Suppose 15% reduction in voltage results in a 15% reduction in frequency. What is impact on dynamic power?

 $Power_{dynamic} = 1/2 \times CapacitiveLoad \times Voltage^{2} \times FrequencySwitched$ = 1/2 \times .85 \times CapacitiveLoad \times (.85 \times Voltage)^{2} \times FrequencySwitched = (.85)^{3} \times OldPower\_{dynamic} \approx 0.6 \times OldPower\_{dynamic}



# Acknowledgements

- These slides contain material developed and copyright by:
  - Morgan Kauffmann (Elsevier, Inc.)
  - Arvind (MIT)
  - Krste Asanovic (MIT/UCB)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)
  - David Patterson (UCB)
  - Justin Hsia (UCB)

