Mixed-signal VLSI Independent Component Analyzer for Hearing Aid Applications

Shuo Li and Milutin Stanačević

Abstract—We present a mixed-signal architecture for implementation of independent component analysis designed for the task of blind source separation of acoustic sources interfacing miniature microphone array. The matrix-vector multiplication is implemented through integration of switched current sources controlled by the pulse-width modulated signals. The proposed architecture implementing 3x3 static ICA in 0.5/µm CMOS technology occupies chip area of 0.49 mm² with the power consumption of 80/µW at 5 V supply voltage.

I. INTRODUCTION

A person can seamlessly focus and understand a specific speaker under various levels of the background noise. However, the performance of the current state-of-the-art hearing aids, as well as the speech recognition software, significantly deteriorates with other speakers present in the background. Smart sensing hearing aids could greatly benefit from robust speech separation in adverse acoustic environments.

We have proposed an algorithm that combines in a unique framework the spatial sampling, sub-band processing and independent component analysis to achieve improvement in the separation performance in moderate reverberant environments [1], [2]. The hardware implementation of the proposed algorithm requires a 16-channel 3x3 linear static ICA architecture leading to stringent constraints on the chip area and power consumption of a single ICA channel. These constraints are not met in various proposed implementations of static ICA in either analog [3], [4] or digital domain [5], [6]. In the proposed implementation, we exploit the pulse width modulation to implement matrix-vector multiplications [7], [8] in order to meet the constraints on area and power consumption.

II. INDEPENDENT COMPONENT ANALYZER ARCHITECTURE

The independent component analysis is the signal processing technique for obtaining independent directions in multivariate data. In many cases it is exploited for the blind source separation (BSS), where the task is to recover the unknown sources s from their mixtures x, without prior information on them, except their independence. We assume that the mixing is linear x = As and that there exists an unmixing matrix W that would recover original sources, y = Wx, up to a scale and ordering uncertainty.

*This work was supported by NSF CAREER Award 0846265.

S. Li and M. Stanačević are with the Department of Electrical and Computer Engineering, Stony Brook University, Stony Brook, NY 11794–2350, USA shuo.li,milutin.stanacevic at stonybrook.edu

The independent component analysis implementation comprises the vector-matrix multiplication y = Wx and adaptation of the unmixing matrix coefficients according to an ICA learning rule. A wide variety of ICA learning rules have been proposed in the literature [9]. We implemented the natural gradient learning rule [10]

\[
\Delta W = \mu (I - f(y)y^T)W = \mu (W - f(y)z^T),
\]

where the \( f(y) \) presents a nonlinear scalar function, which in information-theoretic framework can be related to the cumulative distribution function of the unknown source signals. As the proposed implementation is intended for the acoustic source separation of the speech signals, that are approximately Laplacian distributed, the optimal choice of the nonlinear scalar function \( f(y) \) is \( \text{sign}(y) \). For efficient implementation, a feedback signal \( z = W^T y \) in the learning rule can be approximated by a 3-level staircase function \( (-1, 0, +1) \), a function implemented using 2-bit quantization denoted as \( q(z) \). The quantization of the signal z in the update rule (1) simplifies the implementation of the update rule to a single-bit outer-product.

The block diagram of the proposed architecture for the implementation of the ICA algorithm is shown in Figure 1. In the Figure 1, the notation \(< x_i >\) and \(< y_i >\) denotes the pulse-width modulated signals controlled by the input signal \( x_i \) and the output signal \( y_i \), respectively.

III. CIRCUIT IMPLEMENTATION

The independent component analysis implementation comprises the vector-matrix multiplications \( y = Wx \) and \( z = W^T y \) along with the adaptation of the unmixing matrix coefficients according to learning rule (1). There are two main circuit blocks that will be described, the adaptation cell and the voltage-to-time conversion circuit following the current integration.

A. Learning Rule Implementation

In the proposed implementation, the unmixing coefficients \( W_{ij} \) are stored differentially as voltages \( V_{ij}^+ \) and \( V_{ij}^- \) on two complementary switched current sources [11] as shown in Figure 2(a). For clarity of the Figure, we have omitted the replica of the current source \( M_0 \) that contributes to the \( i_i^- \) and \( i_j^- \) currents through the switches controlled by \(< x_i^- >\) and \(< y_j^- >\), respectively. The outer-product update rule (1) is implemented using two transistors with the functions \( f(y) \) and \( q(z) \) time encoded, as illustrated in Figure 2(b).
The proposed implementation enables fine updates of the unmixing coefficients with both positive and negative increments. The 3-level staircase function $q(z)$ is approximated with the presence/absence of the voltage pulse and by the relative position of the pulse. The function $f(y)$ is coded as a two-level signal, with the sign($y$) determining the order of the levels $V_{th}$ and $V_{hi}$. These voltage levels are applied externally and control the value of the adaptation rate $\mu$. To reduce the required silicon area the $C_w$ is implemented as a MOS capacitance with the total capacitance of 2 pF. When the update signals goes high, the charge on the small parasitic capacitance on the drain/source diffusion between transistors $M_1$ and $M_2$, denoted as $C_p$, and $C_w$ is shared. The resulting voltage change on the capacitor $C_w$ is given by

$$V_{ij}^+[n+1] = V_{ij}^+[n] + \frac{C_p}{C_w + C_p} (V_{Aij}^+[n] - V_{ij}^+[n]) \tag{2}$$

The common mode component $\frac{1}{2}(W_{ij}^+ + W_{ij}^-)$ is regulated by the weight decay term on the right side of (2), pulling the values towards the center of the range.

The effect of the charge injection and the clock feedthrough on the adaptation can be modeled as a constant offset plus the contribution that is dependant on the voltage $V_{ij}$ which scales the decay term in the learning rule. The current source transistor $M_0$ is sized to operate in the subthreshold region of operation with the range of currents that represent $W_{ij}$ from 100 pA to 100 nA. The advantage of the nonlinear transformation of stored voltages $V_{ij}$ into a current representing the unmixing coefficient $W_{ij}$ is a wide dynamic range of coefficients over a limited linear range of stored voltages.

**B. Matrix-Vector Multiplication**

The vector-matrix multiplications $y = Wx$ and $z = W^Ty$ are implemented by integrating switched currents controlled by a pulse-width modulated signal. To minimize the chip area, the two multiplications and the quantization of the signal $z$ are implemented in three phases using the same integration and voltage-to-time conversion circuitry. In the first phase, $y$ is computed along with the voltage-to-time conversion of $x$; in the second phase, $z$ is computed along with the voltage-to-time conversion of $y$ and in the third phase, the quantization of the signal $z$ through voltage-to-time conversion is performed.

The implementation of the integration and voltage-to-time conversion is illustrated in Figure 3(a), with the corresponding clock timings of each switch shown in Figure 3(b). Clocks $\phi_1$ and $\phi_2$, as well as $\phi_5$ and $\phi_6$ are non-overlapping clocks. Both the input and the output signal are differential,
as well as the coefficients of the mixing matrix:

\[
y_i^+ = \sum_{j=1}^{3} (W_{ij}^+ x_j^+ + W_{ij}^- x_j^-) \tag{3}
\]

\[
y_i^- = \sum_{j=1}^{3} (W_{ij}^+ x_j^+ + W_{ij}^- x_j^-) \tag{4}
\]

Current pulses are integrated on the capacitor \(C_{\text{int}}\) and the size of capacitor \(C_{\text{int}}\) is 2 pF. In the voltage-to-time converter, the input voltage signal precharges the integration capacitor \(C_t\). The current fed into the input node of the inverting high-gain amplifier discharges the capacitor. A comparison of the decreasing voltage ramp signal at the output node of the amplifier with a reference voltage \(V_{\text{comp}}\) generates a pulsed signal with a pulse width proportional to the input voltage. The high-gain amplifiers are implemented as cascoded amplifiers operating in sub-threshold region of operation with the input PMOS transistor. The integrator is also followed by the sample-and-hold circuit that holds the output signal \(y_i\).

As the pulse-width modulated output signals \(< y_i^+ >\) and \(< y_i^- >\) are available, with a single D-latch the sign of the \(y_i\) is determined. To generate the quantized signal \(q(z_i)\), a comparison with a positive and a negative threshold voltage \(V_{\text{th}}\) is required. As in the case of the output signal \(y_i\), both pulse-width modulated \(z_i^+\) and \(z_i^-\) signals are available. The comparison with the threshold voltage is performed by delaying one of these pulses before the connection to the input of the D-latch. Voltage \(V_b\) controls the threshold voltage by controlling the delay time. In Figure 4, a single comparison of signal \(z_i\) with a threshold voltage is shown.

The proposed architecture was implemented in 0.5 \(\mu\)m CMOS technology and the layout is shown in Figure 5. The total area of the 3x3 static ICA implementation is 0.49mm\(^2\). The simulation of the circuit was performed on the extracted layout.

To demonstrate the adaptation process, we have simulated the adaptation cell shown in Figure 2, with a constant sign of the update. The incremental values of the unmixing coefficient as the current of transistor \(M_0\) are shown in Figure 6.

The output voltage of the integrator \(y_1\) is shown in Figure 7 for three different values of the unmixing coefficient \(W_{11}\) while the other current sources representing unmixing coefficients are switched off. The input voltage \(x_1\) is varied from 1 V to 4 V. The measured linearity of the matrix-vector multiplication is 0.05%.

The proposed implementation of the ICA algorithm for the acoustic source separation in hearing aid applications was modeled in Matlab. To demonstrate the separation performance, the speech signals originating from two sources were artificially generated as received on the four microphone array with the distance between opposing microphone pairs set at 1 cm and with the sampling frequency of 16 kHz. The incidence angles of the two speech sources were 30° and 70°.
Two first-order spatial gradient signals were obtained [2] and used as inputs to the model of the proposed ICA implementation. A white, spatially uncorrelated Gaussian noise sources were added to each sensor. The separation performance is quantized as the signal-to-interference ratio(SIR) in the output signals. The signal-to-interference ratio is computed as

$$SIR = -10 \log_{10} \min_i \frac{\sum_j y_{ij}^2 - \max_j y_{ij}^2}{\max_j y_{ij}^2},$$  \quad (5)$$

where $y_{ij}$ is the contribution of the signal $j$ to the output signal $i$. SIR, for different signal-to-noise ratio(SNR) in the sensor signals, is shown in Figure 8.

V. CONCLUSION

We have presented an architecture and circuit implementation of an independent component analyzer for the use in a blind acoustic source separation microsystem using microphone array for hearing aid applications. The proposed pulse width modulation implementation allows a power and silicon area efficient application that can be used to realize multi-channel subband blind source separation and extended to other neural network applications.

REFERENCES