





Propagation delay in digital gates

Let's first take a look at simple switched capacitor network



Propagation delay in inverter

Consider ideal (zero rise/fall times) input signal



Definition of inverter propagation delay


$$t_p = \frac{1}{2} (t_{PLH} + t_{PHL})$$

Clearly, minimum clock period:

$$T_{min} \approx 2t_p$$

And, hence, maximum clock frequency:

$$f_{max} \approx \frac{1}{2t_p}$$



Power dissipation

Total power dissipated: $P_{tot} = P_{DYN} + P_{DP} + P_{STAT} =$
 $= \underbrace{C_L \cdot V_{DD}^2 \cdot f}_{P_{DYN} - \text{major part}} + V_{DD} \cdot I_{PEAK} \cdot t_S \cdot f + V_{DD} \cdot I_{OFF}$

Power-delay product:

$$PDP = P_{tot} \cdot t_p \approx P_{DYN} \cdot t_p = C_L V_{DD}^2 \cdot f \cdot t_p$$

For CMOS inverter operating at maximum clock frequency:

$$PDP \approx \frac{1}{2} C_L V_{DD}^2$$

This is energy that is being dissipated when output switches high-low or low-high:

Power-delay product decreases when V_{DD} is reduced.



What about maximum operation clock?

Energy-delay product: $EDP = PDP|_{\substack{\text{max} \\ \text{SPEED}}} \cdot t_p = \frac{1}{2} C_L V_{DD}^2 \cdot t_p$


let's ESTIMATE t_p

Let's first compute t_{PHL}

Still assume zero rise time of input pulse.



NMOS output IV



OFTEN $V_T \approx 0.12 \cdot V_{DD}$
hence $V_{DD} > 2V_T$


$$\frac{V_{DD}}{2} < V_{DD} - V_T$$

$$t=0 \Rightarrow I_{DSN}^{SAT} \approx \frac{k_n'}{2} \left(\frac{W}{L}\right)_N (V_{DD} - V_{TN})^2$$

$$t = t_{PHL} \Rightarrow I_{DSN}^{TRIODE} = k_n' \left(\frac{W}{L}\right)_N \left[(V_{DD} - V_{TN}) \frac{V_{DD}}{2} - \frac{1}{2} \frac{V_{DD}^2}{4} \right]$$

Let's first compute t_{PHL}

Approximate analysis



$$t_{PHL} \approx \frac{\Delta Q}{\langle I_{DSN} \rangle} = \frac{C_L \Delta V_{out}}{\langle I_{DSN} \rangle} = \frac{C_L V_{DD}}{2} \frac{1}{\langle I_{DSN} \rangle}$$



$$\langle I_{DSN} \rangle \approx \frac{1}{2} (I_{DSN}^{SAT} + I_{DSN}^{TRIODE})$$

$$I_{DSN}^{SAT} \approx \frac{\kappa_n'}{2} \left(\frac{W}{L}\right)_N (V_{DD} - V_{TN})^2$$

$$I_{DSN}^{TRIODE} = \kappa_n' \left(\frac{W}{L}\right)_N \left[(V_{DD} - V_{TN}) \frac{V_{DD}}{2} - \frac{1}{2} \frac{V_{DD}^2}{4} \right]$$

$$t_{PHL} \approx \frac{\alpha_n C_L}{\kappa_n' \left(\frac{W}{L}\right)_N \cdot V_{DD}} \quad ; \quad \alpha_n \in [1 \div 2] \quad \text{DEPENDS ON } \frac{V_{TN}}{V_{DD}}$$

Let's estimate t_{PLH}




$$t_{PLH} \approx \frac{\alpha_p C_L}{k_p' \left(\frac{W}{L}\right)_p - V_{DD}}$$

$t_{PLH} = t_{PHL}$ FOR MATCHED NMOS & PMOS $t_p = \frac{1}{2} (t_{PLH} + t_{PHL})$

$t_p \downarrow$ when $V_{DD} \uparrow \rightarrow \star P_{DYN} \approx C_L \underline{V_{DD}^2} \cdot f$
 \uparrow when $C_L \uparrow$

MOSFET capacitances revisited

Internal (fundamental)




$$Q_I' = -C_{ox}' (V_{GS} - V_T (V_{SB} = 0)) - \underbrace{C_{B'}' V_{BS}}_{\text{BODY EFFECT}}$$

Linear regime: $C_{GS} = \frac{1}{2} C_{ox}' \cdot W \cdot L = C_{GD}$
 $C_{BS} = \frac{1}{2} C_{B'}' \cdot W \cdot L = C_{BD}$

Saturation: $C_{GS} \approx \frac{2}{3} C_{ox}' \cdot W \cdot L$
 $C_{GD} = 0$
 $C_{BS} \approx \frac{2}{3} C_{B'}' \cdot W \cdot L$
 $C_{BD} = 0$

MOSFET capacitances revisited

External (parasitic)



External and internal capacitances are in parallel.


$$W_{DEPL} \propto \sqrt{V_{Bi} + V_{REV}}$$

$$C'_{DEPL} = K \cdot C_{j0}$$


\uparrow \uparrow
 $\sim \text{fF}$ $C_{DEPL}(V=0)$

Dynamic operation of CMOS inverter

Propagation delay t_p is determined when inverter drives identical inverter.



Equivalent load capacitance





$2\Delta V$ VOLTAGE CHANGE ACROSS C_{GD} when V_{in} CHANGES BY ΔV !


$$C_L = 2(C_{GD1} + C_{GD2}) + C_{BD1} + C_{BD2} + C_{GS3} + C_{GS4} + C_W$$

$C_L \sim 6fF$
 $W_p \sim 1\mu m$
 MATCHED


Another popular way of estimation of propagation delay



R_{ON} – nonlinear resistor, depends on V_{OUT} , i.e. on time



Carrier velocity saturation in MOSFET channel



E in channel $\approx \frac{V_{DD}}{L}$
 when $L \downarrow \Rightarrow E \uparrow$
 AND CAN BECOME $> E_c$

$$I_{DS}^{SAT} = \mu_n C'_{ox} \frac{W}{L} \left[(V_{GS} - V_T) V_{DS}^{SAT} - \frac{V_{DS}^{SAT 2}}{2} \right]$$

$$V_{DS}^{SAT} \approx \frac{L v_{SAT}}{\mu_n}$$

$$I_{DS}^{SAT} = v_{SAT} \cdot C'_{ox} \cdot W \left(V_{GS} - V_T - \frac{V_{DS}^{SAT}}{2} \right)$$


IN OUR CASE : $V_{GS} = V_{DD}$ & FOR $V_{DD} \gg V_T + V_{DS}^{SAT}/2$

$$R_{ON} \sim \frac{V_{DD}}{I_{DS}^{SAT}} \approx \frac{1}{v_{SAT} \cdot C'_{ox} \cdot W}$$

⊛ R_{ON} IS TOO BIG FOR $V_{DD} \leq 2V_T$

$\Rightarrow t_p$ - BECOMES "INDEPENDENT" OF V_{DD} !

Intrinsic Delay



$$t_p = 0,69 \cdot R_{ON} \cdot (C_{INT} + C_{EXT}) = \underbrace{0,69 \cdot R_{ON} C_{INT}}_{t_{PO} - \text{INTRINSIC/UNLOADED DELAY}} \left(1 + \frac{C_{EXT}}{C_{INT}} \right)$$

MATCHED CMOS
 $\Rightarrow R_{ON}^{NMOS} = R_{ON}^{PMOS}$

$$t_{PO} \sim R_{ON} \cdot C_{INT} \sim \frac{4 C_{GD} + 2 C_{BD}}{v_{SAT} \cdot C_{OX}' \cdot W}$$

$$C_{GD} = C_{OX}' \cdot W \cdot l_{OVER}$$



$$C_{BD} \sim W \text{ (pn-junction area)}$$

t_{PO} - DOES NOT DEPEND ON W

$$t_p = t_{PO} \left(1 + \frac{C_{EXT}}{W \cdot C_{INT, REF}} \right)$$

⊕ FOR SMALLEST INVERTER IN TECHNOLOGY

Inverter Propagation Delay



$$t_p \equiv \frac{1}{2}(t_{PLM} + t_{PHL})$$

$$f_{MAX} = \frac{1}{2t_p}$$

⊛ t_p IS LIMITED BY TIME OF CHARGE/DISCHARGE OF CAPS IN DIGITAL CIRCUIT!