ESE 556: VLSI Physical and Logic Design Automation
Spring Semester 2004

Instructor: Alex Doboli, Ph.D.
Light Engineering Building, Room 261, Email: adoboli@ece.sunysb.edu


Goals: Upon completion of the course, students will know to design and implement state-of-the-art CAD tools and algorithms for VLSI logic and physical level design. The discussed topics include physical (layout) specific tasks such as partitioning, floorplanning, module placement, and signal routing. Automated optimization of combinational and sequential circuits will be also presented. The course involves extensive project assignments.

Textbooks:

4) Published papers will be provided in class.

Prerequisites:
B.S. in Computer Engineering/Science or Electrical Engineering

Topics:

1) Physical Design Automation:
   - Introduction to Design Automation and CAD Tools
   - Basic Data Structures and Algorithms
   - Logic and Circuit Partitioning
   - Floorplanning and Placement
   - Global and Detailed Routing

2) Logic Design Automation:
   - Two-Level Combinational Logic Optimization
   - Multiple-Level Logic Optimization
   - Sequential Logic Optimization
   - Cell-Library Binding
   - Integrated Logic and Physical Design Automation
### Assignment Schedule and Grading:

<p>| | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Project 1</strong></td>
<td><em>(Physical Design Automation: Partitioning, Floorplanning)</em></td>
<td>10%</td>
</tr>
<tr>
<td><strong>Project 2</strong></td>
<td><em>(Physical Design Automation: Placement, Routing)</em></td>
<td>20%</td>
</tr>
<tr>
<td><strong>Project 3</strong></td>
<td><em>(Logic Design Automation: Library Binding, Two/Multiple Level Logic Minimization)</em></td>
<td>20%</td>
</tr>
<tr>
<td><strong>Midterm</strong></td>
<td></td>
<td>20%</td>
</tr>
<tr>
<td><strong>Final</strong></td>
<td></td>
<td>30%</td>
</tr>
</tbody>
</table>